Characterization of Digital Logic Families 
What is the major advantage of ECL logic?
What is the range of invalid TTL output voltage?
Why is a pull-up resistor needed when connecting TTL logic to CMOS logic?