Analysis and Synthesis of Multi-bit Sequential Circuits using Shift Registers 
Aim of experiment
The objective of the experiment is to fully understand the functionality of 4-bit Shift Register using SN54/74LS95B which has two separate clock inputs, one for shifting operation and other is for parallel loading operation. These two operations are controlled by a mode control input.